Abstract-All-GaN-integrated cascode heterojunction field effect transistors were designed and fabricated for power switching applications. A threshold voltage of +2 V was achieved using a fluorine treatment and a metal-insulator-semiconductor gate structure on the enhancement mode part. The cascode device exhibited an output current of 300 mA/mm by matching the current drivability of both enhancement and depletion mode parts. The optimization was achieved by shifting the threshold voltage of the depletion mode section to a more negative value with the addition of a dielectric layer under the gate. The switching performance of the cascode was compared to the equivalent GaN enhancementmode-only device by measuring the hard switching speed at 200 V under an inductive load in a double pulse tester. For the first time, we demonstrate the switching speed advantage of the cascode over equivalent GaN enhancement-mode-only devices, due to the reduced Miller-effect and the unique switching mechanisms. These observations suggest that practical power switches at high power and high switching frequency will benefit as part of an integrated cascode configuration.
of mitigation of the Miller effect, leading to an improved switching speed and reduced switching losses [8] , [9] . This makes cascode devices strong candidates for high power and high frequency switching applications. However, a few issues have been reported that may negate the speed advantage in the GaN plus Si hybrid cascode devices [10] [11] [12] [13] . First, the connections between the Si MOSFET and GaN devices result in increased parasitic inductance, which can cause excessive "ringing" effects at fast switching speed thus limiting high frequency operation [12] , [13] . This brings challenges to the packaging design as reported by several studies on the effect of improved packages for the hybrid cascode devices [12] [13] [14] [15] . In addition, due to the mismatch in intrinsic capacitances between the Si and GaN devices and the body diode in the Si MOSFET, the Si device can be driven into avalanche mode causing additional switching energy loss [10] . Moreover, the mismatched capacitances together with the parasitic inductance may cause large oscillations during turn-OFF under high current operation [11] . Adding an external capacitor between the drain and gate of the Si device was proposed in [10] and [11] to match the capacitance in the hybrid cascode device and prevent avalanche in the Si device, at the expense of additional parasitic inductance and careful designs in the device packaging are required.
In this study, we proposed an all-GaN-integrated cascode device by replacing the Si MOSFET with a low voltage GaN E-mode device, so that the issues mentioned above can be addressed and the switching speed can be improved. The avalanche in the low voltage device during turn-OFF can be avoided due to the lack of body diode in the GaN E-mode device. In additional, the parasitic inductance can be minimized by monolithic integration, reducing the oscillation during turn-OFF operation [11] as well as leading to improved parallel operation [16] . Only a few studies on the integrated cascode structure have been reported and are limited to RF applications [17] , [18] . Additionally, there has been no analysis of the interrelationships between the E and D-mode devices, which is required to enable full optimization of the cascode design for switching applications. In this paper, we describe the design and fabrication of all-GaN-integrated cascode devices for switching applications and present an analysis of the optimization requirements. Fig. 2 shows the structures of an all-GaN-integrated cascode device and a GaN E-mode-only device. The GaN/AlGaN/GaN heterojunction structure was grown on a 6-in Si substrate using metal-organic chemical vapor deposition. All-GaN monolithically integrated cascode devices were fabricated using a standard GaN HFET fabrication process. First, mesa isolation was performed by inductively coupled plasma etching to define the device area. An ohmic metal stack (Ti/Al/Ni/Au) was deposited and annealed at 830°C to form the source and drain contacts. A typical contact resistance of 0.7 Ω·mm was obtained from transmission line model measurements. Devices were passivated with 70 nm SiN x using plasma-enhanced chemical vapor deposition (PECVD) and a 1.5 µm gate window was opened by etching through the SiN x layer using reactive ion etching (RIE) for both the E-mode and D-mode gate. A CHF 3 plasma-treatment in an RIE system was performed on the E-mode gate window to implant fluorine and shift the threshold voltage V th from negative to positive [19] . A nominally 20 nm thick SiN x layer was deposited using PECVD prior to the T-shaped Ni/Au gate metal formation step to form a metal-insulator-semiconductor (MIS) gate structure in the E-mode section. Both a Schottky gate and an MIS gate for the D-mode part of the cascode structure were studied and will be discussed further in Section II-C. A gate-connected field plate (GFP) was formed on the gate of the D-mode part in the cascode configuration. Finally, devices were passivated with 300 nm of PECVD SiN x before the formation of the source-connected field plate (SFP), and Ti/Au bond pads were deposited after via opening in this SiN x . Devices with gate widths W g of 100 µm and 8 mm were fabricated. Fig. 4(a) shows the gate transfer characteristics of 100 µm gate width E-mode-only and cascode devices. Both E-modeonly and cascode devices have a positive V th of +2 V. It is noted that these devices may suffer from switching issues [20] due to relatively low V th under high dv/dt operations and reliability issues due to the instability of the fluorine treatment [21] , [22] and MIS gate [23] [24] [25] techniques. Other E-mode technologies such as MOSFETs [26] and p-AlGaN gate [27] or other E-mode technologies which address these concerns can be applied to realize the integrated cascode configuration. Fig. 4(b) shows the I-V characteristic of the cascode device. An on-resistance (R on ) of 27 Ω·mm (6 m Ω·cm 2 normalized to the active area between source and drain contacts and gate width) is measured from the cascode device, which is higher than other reported lateral single [26] , [28] and vertical devices [29] [30] [31] [32] . The higher R on is a result of larger device area to accommodate both D-mode and E-mode parts. An output current of 200 mA/mm at V DS = 10 V and V GS = +10 V was measured from the cascode device. The D-mode-only device with a Schottky gate as shown in Fig. 4 (a) has V th of -5.5 V and an output current around 575 mA/mm at V DS = 10 V and V GS = +2 V, while the E-mode-only device has the same V th as the cascode but a higher output current close to 300 mA/mm. Since both the E-mode and D-mode parts have the same W g , the output current of the cascode structure is limited by the section with the lower current drivability, which is the E-mode part in this case. However, a lower output current in the cascode device compared to its equivalent E-mode-only device is observed and this indicates that some optimization of the design is required to achieve the maximum output current in the cascode device.
II. DC CHARACTERISTICS

A. Device Fabrication
B. DC Characteristics
To facilitate the full understanding of how the cascode configuration works, particularly the voltage transients from OFF-state to ON-state between the E-mode and D-mode, a cascode device with an additional ohmic pad between the D-mode gate and the E-mode gate was fabricated, as shown in the inset of When V GS increases to the ON-state (V GS > V th cascode ), V M dc drops and the channel under both D-mode and E-mode gates begin to conduct. At the ON-state (V GS = +8 V), V M dc(on) or V DS E−mode(on) is equal to 2.8 V, which is below the "knee" voltage of the E-mode part. As a result, the output current of the cascode device is limited by the drain-source voltage V DS E−mode(on) of the E-mode part and hence needs to be at the "knee" voltage of the E-mode part to guarantee the maximum current drivability of the cascode configuration.
To optimize the output current of the cascode device, we equate the current through the D-mode and E-mode parts by engineering V th D and hence control V M dc(on) to ensure both parts are biased at the desired V DS during the on-state. From  Fig. 6 , V M dc(on) depends on the D-mode V th and how much V M dc drops when the gate bias increases. Therefore, by increasing the D-mode V th (to be more negative), V M dc(on) or V DS E−mode(on) will also increase until it reaches the E-mode "knee" voltage. However, a more negative V th D also increases V M dc(off ) and hence increases the total energy stored at the middle node of the cascode during switching, which may increase the switching loss and limit the switching frequency. Therefore, it is vital to optimize the D-mode V th to match the output current of both E-mode and D-mode sections for maximum overall current.
C. Output Current Optimization
An linear technology simulation program with integrated circuit emphasis (LTSPICE) simulation of the all-GaN cascode based on an Si JFET model was conducted to obtain the opti- mum D-mode V th for the maximum overall current. Fig. 7(a) shows the schematic diagram of the simulation circuit. The device parameters used in the simulation were extracted experimentally as shown in Table I . Capacitive elements were not considered for the dc simulations. Fig. 7(b) shows the simulated output current of a cascode device with varying V th of the D-mode part. The output current increases with increasing (negative) D-mode V th as a result of increasing V DS E−mode(on) as discussed above. The simulated current reaches its maximum value at V th of -9.2 V. At this point, V DS E−mode(on) reaches the "knee" voltage of the E-mode part (5.9 V) and hence no further improvement in the drain current is observed up to -10 V.
In order to verify the simulated results, two cascode structures were fabricated: one with a Schottky gate structure for the D-mode part and the other one with a nominally 10 nm PECVD SiN x MIS gate to shift V th more negative. to -8.5 V with the MIS gate. The output current of the cascode configuration, as shown in the gate transfer characteristics, has been successfully improved from 150 to 300 mA/mm for the device with a D-mode MIS gate which is at similar level as the GaN E-mode-only device at V GS = 10 V. This shows an excellent agreement with the simulated results and highlights the importance of matching both D-mode and E-mode to provide the maximum output current in the cascode devices.
III. SWITCHING PERFORMANCE
A. Experimental
The hard switching performance was compared between an 8 mm gate width multifinger gate all-GaN-integrated cascode device and an 8 mm gate width GaN E-mode-only device using a double pulse tester (DPT). Fig. 9 shows the circuit diagram of the measurement setup of the DPT for the devices. A 0.5 mH inductive load was used to deliver a 0.4 A load current. A commercial gate driver supplying a voltage from -4 to +6 V was used to switch ON the device. A high gate resistor (100 Ω) was used for both R G on and R G off to limit the gate drive current and hence slow the switching speed to better enable the switching comparisons. The load current to peak gate current ratio was around 10:1. Schottky diodes were used in both gate and load loops to minimize the reverse recovery time. The devices were wire bonded to a printed circuit board for the measurement and is shown highlighted in the box in Fig. 10 . In total, two pulses were applied to the gate of both devices. The first pulse was to build up the load current and the turn-OFF time was measured at the end of the first pulse. The turn-ON transient was recorded at The switching speed of both cascode and GaN E-mode-only devices was measured at 200 V drain bias. Typical switching sequences of the cascode configuration have been detailed in [9] ; therefore, in this study, we will simplify the explanation of the switching waveforms and extract the voltage and current rise (fall) time for comparison. During turn-ON from t 0 -t 1 , as shown in Fig. 11(a) , the current in the cascode (I DS ) rises up to the load current value after V GS of both the E-mode and D-mode parts reach the value that can provide the load current. After that, the voltage of cascode (V DS ) drops to the ON-state voltage during t 1 -t 2 . The overshoot of the current during the interval of t 1 -t 2 is due to the discharge of the parallel capacitance in the load loop. During the turn-OFF from t 0 -t 2 , as shown in Fig. 11(b) , V DS rises up first to 200 V after V GS falls below V th . In the interval of t 0 -t 1 , I DS steps down from the load current due to the charging of the parasitic parallel capacitance in the load loop [8] , [9] . The ringing effect during t 0 -t 2 is caused by the parasitic inductance in the circuit. The E-modeonly device shows an increased ringing amplitude compared to the cascode which could be caused by differences in the wire bonding geometry detail. However, this should have little influence on the comparison. V DS reaches 200 V at t 2 , where I DS starts to drop and the turn-OFF transition ends at t 3 .
Results of switching speed and energy loss for both devices are summarized in Table II . The rise/fall times of V DS and I DS are extracted from 10% of their peak values to 90%. The energy loss is calculated by the integration of the I-V product during the switching transition period. The all-GaN-integrated cascode device exhibits a faster switching speed compared to the E-mode-only device, resulting in approximately 35% and 21% less in the turn-OFF and turn-ON switching energy losses, respectively.
B. Discussion
Inspection of Fig. 2(b) reveals the possibility of the SFP acting as a gate to form a D-mode device in a cascode-like configuration. However, the fundamental operational difference between the integrated cascode configuration and the E-mode-only device is the presence of 2-dimensional electron gas (2DEG) in the region between D-mode and E-mode gates during the OFF-state in the cascode. A technology computer aided design (TCAD) simulation based on the structures of our cascode and E-modeonly devices was carried out, as shown in Fig. 12(a) and (b) . As the D-mode gate is located on (for Schottky gate) or close to the semiconductor (for MIS gate) in the cascode, the channel under the D-mode gate will be fully depleted before the region between the D-mode and E-mode gates as the OFF-state drain bias increases. Once the channel under the D-mode gate is depleted (V th for the Schottky and the MIS gate is 5 and 9 V, respectively), the region between the D-mode and E-mode gates is effectively shielded from the drain bias and the 2DEG is retained as observed in the TCAD simulation in Fig. 12(c) and (e). This leads to reduction in the Miller effect as the Miller capacitance becomes the gate-drain capacitance of the E-mode part (C GD−E ) and is only subject to a relatively low voltage (which is equal to the D-mode gate V th ) and not the full drain bias during switching. On the other hand, the GaN E-mode-only device does not exhibit such behavior as the depletion region extends continuously from the gate toward the drain as shown in Fig. 12(d) and (f) at high drain voltage. As a result, C GD is subject to the high drain voltage during the switching processes. The SFP, on the other hand, will result in a reduction in the effective C GD as it enhances the depletion region extension toward the drain compared to the device without SFP. Note that the value of the intrinsic capacitance (C GD ) in the E-mode-only device can be several times smaller than C GD−E in the cascode device due to a smaller E-mode gate to E-mode drain spacing in the latter.
However, because the voltage at the drain of the E-mode part is much lower compared to the drain voltage, especially for high voltage applications, the cascode device still retains a benefit in the switching speed. The conduction band diagram under the E-mode and D-mode gate in the cascode device can be found in Fig. 12 (g) and (h), respectively.
Up to this point we have discussed the differences between the cascode and E-mode-only devices in terms of how they function. We will now consider the fundamental charging mechanisms of each, leading to the observed differences in the switching speeds. During turn-ON, because the effective Miller capacitance is shifted to C GD−E at the middle point, the majority of the energy stored in the output capacitance of the cascode device is dissipated with no Miller effect. In addition, the energy stored in C DS−D is discharged through the D-mode channel only, as shown in Fig. 13(a) . Therefore, the fact that our D-mode device has a higher transconductance (g m ) and current drivability, which enables a larger discharging current within the D-mode channel, also contributes to the faster turn-ON speed for the cascode device. During turn-OFF, the output capacitance of the cascode device is charged up to the high voltage by the full load current which is normally higher than the current in the gate loop, while the charging process of the output capacitance is limited by the current at the gate node in the E-mode-only device as illustrated in Fig. 13(b) . This larger charging current is the main reason for the cascode device to be more advantageous in turn-OFF compared to turn-ON, as observed in our experimental and [1] , [4] , and [8] . The turn-OFF advantage strongly depends on the load current to peak gate current ratio [8] . With a good gate driver and small gate resistor to provide sufficient gate current, the switching performance of the E-mode-only device is expected to be comparable to that of cascode device [8] . However, in this case the cascode device would still benefit from a lower di/dt in the gate loop to achieve the same switching speed. In addition, the availability of gate drivers with current capability close to the load current is limited in high current applications.
These observations show that, for practical high frequency and high power switches, the cascode device will have lower switching losses compared to the equivalent E-mode-only device. The price to pay for this advantage is a slightly more complex structure and a higher specific ON-resistance.
IV. CONCLUSION
The all-GaN-integrated cascode configuration is an excellent candidate for high frequency high power applications due to the reduced Miller effect and reduced parasitics. Devices were fabricated with a positive V th of +2 V and output current of 300 mA/mm. Careful optimization of the D-mode device threshold voltage is required to achieve maximum cascode current drivability, which equals the output current of its E-mode part. The fundamental operational difference between an integrated cascode device and GaN E-mode-only device is discussed using TCAD simulation. This shows that the presence of the 2DEG in the region between D-mode and E-mode gates during the OFF-state is the key to enable the device cascode switching behavior. All-GaN-integrated cascode devices show relatively faster switching speed and 35% (21%) less in turn-OFF (turn-ON) switching energy loss under 200 V hard switching measurement compared with GaN E-mode-only device with SFP. The advantage originates from the reduced effective Miller capacitance and the unique switching mechanisms in the cascode device. Compared with the GaN E-mode-only device, the cascode can achieve a given switching frequency but with less current requirement in the gate driving circuit. As power increases, a greater benefit will accrue from switches incorporating a cascode structure.
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